We're looking for a Digital Verification Engineer with strong design and verification experience in protocols and processors, including serial interfaces and AHB/APB buses. Ideal candidates will also bring solid expertise in static timing analysis (STA), with a focus on CDC/RDC using Synopsys tools.

This is a contract position based in San Jose, offering the opportunity to contribute to high-performance digital design in a fast-paced, technically driven environment.